
A law made to be broken

Historical and future challenges of semiconductor industry -- with the focus on assembly process

> Chuan Hu Components Research /Intel Corp.


First electronic digital computer




- The Atanasoff–Berry Computer (ABC) : 320KG, Speed: 30 OPS. Built in 1942
 - Using binary digits to represent all numbers and data
 - Performing all calculations using electronics rather than wheels, ratchets, or mechanical switches
 - Organizing a system in which computation and memory are separated.

Birth of modern computer:


- 2000 Nobel Prize in Physics:
 - Jack St. Clair Kilby "for his part in the invention of the integrated circuit"






Semi-conductor transistor

Moore's law in its original format




• Moore, Gordon E. (1965). "Cramming more components onto integrated circuits" 4. Electronics Magazine.


Moore's law:



• For how long?

Evolution of CPU: I






 In the foreseeable future, the semiconductor industry is still pursuing the Moore's law.

Challenges: Lithography




ASML shipped the world's first EUV litho tool to SUNY Albany in 08/2006: \$65M



Arnold, ASML


- Extreme ultra violet lithography: mask to mounting
- Achievements: noncontact mask, subwave length litho: Immersion on going

Challenges: transistors



- 3D transistor, (trigate, double gate), New transistor (CNT), quantum well, III/V, spintronics, hot electron reliability, leakage, quantum computing
- Achievements: Ion implantation/bipolar to CMOS/SOI/Metal gate, strained Si ...

Challenges: interconnect



- RC delay; CNT/nano wire interconnect; opto-interconnect: Si VESEL, waveguide, surface scattering …
- Achievements: CMP planarization/Cu metallization/low k dielectric


Challenges: packaging

- Power: delivery and heat removal: voltage scaling, energy efficient computing, power loss, thermal solutions
- Density: small pitch/solder ball, line width/space
- Multi-chip module/package
- Form factor: thin die, Stacked Si, SOP, SIP...
- Different packaging methods: wire bonding, BBUL...
- Wafer level packaging, Chip scale packaging...
- Integration with other advance technologies: biology, MEMS, quantum computing...
- IO/bandwidth: opto device, nano materials, flex...
- Environmental: leadfree solder, halogen free process...
- Reliability: solder, underfill, flux...
- Cost scaling: another interpretation of Moore's law is to bring more function with the same budget!

Power: power delivery




 Embedded passive: capacitor, inductor, other VR integrated close to transistors, fast VR...



IR image of power distribution. Mahajan Intel

• Total power capped but hot spot still a big issue.


Hotspot



Mahajan, Intel

Cooling solutions become less effective when non-uniformity increases.

Power trend and scaling



scaling (dashed curves). $V_{\rm T}$ and $V_{\rm DD}$ show clear signs of deviation from classic scaling with respect to $L_{\rm GATE}$; the same $V_{\rm T}$ and $T_{\rm OX}$ data are seen to be nearly proportional to $V_{\rm DD}$.


Nowak, IBM

$$\tau \cong \frac{2L_G^2 \times V_{DD}}{\mu (V_{DD} - V_T)^2}$$

$$P = C_G V_{DD}^2 f$$

• Classic scaling rule fails; passive power becomes a bigger issue. Chuan Hu/Intel 2008

Thermal solutions: CNT TIM/Diamond



MWCNT: K=3000 W/mK

SWCNT: R=0.12 cm²K/W

- Improved thermal interface material, good intrinsic properties but complicated contact system, uncertain reliability. Still ways to go.
- Activities on chemical vapor deposited diamond CVDD: energy cost, polishing Chuan Hu/Intel 2008

Thermal solution: TEC/refrigeration




Figure 3 Temperature dependence of ZT of 10Å/50Å p-type Bi₂Te₃/Sb₂Te₃ superlattice compared to those of several recently reported materials.

Rama V RTI 2001


Super lattice Be₂Te₃/Sb₂Te₃

G Chen MIT 2002

Comparison of performance

• Solid state refrigeration with no moving parts. Supper lattice process is expensive. Other mechanisms limited success. Other refrigeration activities such as miniaturizing compressor, adsorb refrigerator. Form factor, efficiency and reliability concerns.


Thermal solution: liquid



 Microchannel has the best performance. Fabrication/pressure drop/compatibility/cost issues. Phase change microchannel has even less mass flow rate requirement.

Density: I

Year of Production	2007	2008	2009	2010	2011	2012	2013	2014	2015
Bump pitch (µm)	l								
High density interconnect substrates	190	180	170	160	150	140	140	130	130
Build-up substrates	130	120	110	100	100	90	90	80	80
Coreless	130	120	110	100	100	90	90	80	80
Lines/space width (µm)			•			•		•	
Rigid Structure	35	30	30	25	25	22	22	20	20
Build-up substrates (core layer)	35	30	30	25	25	22	22	20	20
Build-un substrate (build-un laver)		_10_	10	10	9	8	8	6.8	6.4





Flipchip bump pitch scaling: ITRS

Line/space scaling Hitachi, dry film

• Cost, enabling process, bandwidth,


Density: II






• SOP, SIP, SOC: many components with very different material properties and processing methods...

Multi Chip Module/Package






MCM IBM


MCP Intel

- Better yield, flexible design, better power dissipation/heat removal
- Interconnect among dies: Band width, substrate flatness/rigidity, cooling

Form factor




Coreless substrate: NEC



Wafer thinning, 20 um Si: DISCO

- Coreless challenges: flatness, mechanical rigidity, assembly process
- Wafer thinning: contamination, compatibility with other processes, handling, flatness

Other packaging methods




Wire bonding: KSN

BBUL: bumpless buildup layer

• TSV, wire bonding (pressure vs. low k), BBUL (no C4,)

Chuan Hu/Intel u-g 0M4v":e39O04v":u-g 83zz"O9z-] TWt"vBO"4zpS"pTd 9O4"M4vv":4"M:53zz"O9z9] TWtc mpVUtF


Compatible with other advance processes




Figure, 14. Examples of one-level packaging of (RF-)MEMS devices.

- MEMS packaging: corrosion, hermetic, temperature sensitive, pressure...
- Spintronics: fundamental wave propagation... Chuan Hu/Intel 2008

IO/bandwidth





Opto-interconnect


Kolodziejsky MIT

Flex


Braunisch Intel

- Opto: High band width, distance? Si compatible solid state laser, waveguide,
- Flex: separate IO from power, power/bit issue

Environment




Leadfree solders: Indium.com



Reason to go Halogen free

 Alternative choices don't have so impressive physical properties but we still have to change.
Chuan Hu/Intel 2008

Reliability



Nano material underfill: for stress reduction

Wong, Georgia Tech

Electromigration

Tu, UCLA

• Higher current density, more complicated structures, high modulus and easier to reflow...

Cost



• Cost scaling is essential for the success of semiconductor industry.

Conclusion

